

Rutgers University
School of Engineering

Fall 2022

332:231 – Digital Logic Design

Sophocles J. Orfanidis
ECE Department
orfanidi@rutgers.edu

Unit 6 – Sequential circuits, latches, flip-flops

Course Topics

1. Introduction to DLD, Verilog HDL, MATLAB/Simulink
2. Number systems
3. Analysis and synthesis of combinational circuits
4. Decoders/encoders, multiplexers/demultiplexers
5. Arithmetic systems, comparators, adders, multipliers
- 6. Sequential circuits, latches, flip-flops (Wakerly, Ch. 9 & 10)
7. Registers, shift registers, counters, LFSRs (Wakerly, Ch. 11)
8. Finite state machines, analysis and synthesis (Wakerly, Ch. 9)

Text: J. F. Wakerly, *Digital Design Principles and Practices*, 5/e, Pearson, 2018
additional references on Canvas Files > References

Sequential circuits (Wakerly, Ch. 9 & 10)

Topics discussed are:

Finite state machines – Mealy/Moore

State-holding elements – bistable elements

SR latches / S'R' latches

D latches

D flip-flops

T flip-flops


JK flip-flops

Converting between flip-flop types

Unit-6 Contents:

1. Finite state machines – Mealy/Moore
2. State-holding elements – bistable elements
3. SR latch
4. S'R' latch
5. D latch
6. D flip-flops
7. T flip-flops
8. JK flip-flops
9. Converting between flip-flop types

sequential circuits and finite state-machines are special cases of dynamic systems



In general, a system can be defined by specifying the **I/O computational rule** that determines the output signal $y(t)$ from the input signal $x(t)$.

The time variable t can be continuous or discrete. The system can be linear or non-linear, time-invariant or time-varying, and can be described by differential or difference equations.

State Machines

State-space realizations, also known as **state-space models**, have a very large number of applications in many diverse fields, such as,

digital logic design

differential equations for physical systems

system theory

electric circuits

linear systems

digital signal processing

control systems

communication systems

biomedical signal processing

geophysical signal processing

aerospace engineering

military systems

statistics and time series analysis

predictive analytics

econometrics and financial engineering

State Machines

State-space realizations are very powerful representations of systems (linear or nonlinear, time-invariant or not).

The system is described by a set of **internal states** at each time instant t , denoted for example by $Q(t)$, and these states are used to compute the current output $y(t)$ in terms of the current input $x(t)$, and then update the states to their next values, $Q(t+1)$, so that they can be used at time $t+1$ (or, more generally at, $t+\Delta t$).

In other words, the system's **time evolution** is described **iteratively** by a computational algorithm of the form,

for each time instant t , do:

$$y(t) = G(x(t), Q(t))$$

(compute output)

$$Q(t+1) = F(x(t), Q(t))$$

(update state)

[to get started, one needs to know the initial state, $Q(0)$, at $t=0$]

State Machines

For example, in going from time t to time $t+2$, one carries out the steps:

at time t ,

$$y(t) = G(x(t), Q(t))$$

$$Q(t+1) = F(x(t), Q(t))$$

at time $t+1$,

$$y(t+1) = G(x(t+1), Q(t+1))$$

$$Q(t+2) = F(x(t+1), Q(t+1))$$

at time $t+2$,

$$y(t+2) = G(x(t+2), Q(t+2))$$

$$Q(t+3) = F(x+2), Q(t+2))$$

etc.

$F()$ and $G()$ depend on application
in DLD, F is referred to as
next-state logic, or excitation logic
and, G is referred to as **output logic**

from here on, we'll use the
simplified notation,

$$x_t, y_t, Q_t$$

for

$$x(t), y(t), Q(t)$$

State Machines

It should be emphasized that the updated state Q_{t+1} is being computed at time t , and **becomes available at time t** , replacing Q_t , but it is saved until it is used later at time $t+1$.

The computations can be cast as a **repetitive algorithm**, in which the present state is **overwritten** by the next state.

initialize state Q (typically at $t=0$), then,

at each time t , do,

$$y_t = G(x_t, Q)$$

$$Q = F(x_t, Q)$$

or,

at each time t , do,

$$y_t = G(x_t, Q)$$

$$Q_{\text{next}} = F(x_t, Q)$$


$$Q = Q_{\text{next}}$$

State Machines

DLD notation: we assume that time is discretized in units of 1, which means **one clock period**, so that $t+1$ means **one clock period** ahead of t .


In DLD (essentially all) sequential circuits are **synchronously** driven by a **clock**, and the **state changes** occur during the **rising edge** of the clock period (or, alternatively - but less commonly - during the falling edge.)

rising edge



clock period depends on application, e.g., Emona board has 10 μ sec period

falling edge



clock duty cycles are usually, 50%

State Machines

State machines in DLD fall into two general families:

Moore type: output equation depends only on Q , i.e., $y = G(Q)$

Mealy type: output equation depends on both x and Q , i.e., $y = G(x, Q)$

for each time instant t , do:

$$y_t = G(x_t, Q_t)$$

$$Q_{t+1} = F(x_t, Q_t)$$

simplified notation



$$y = G(x, Q)$$


$$Q_{\text{next}} = F(x, Q)$$

changes occur at
clock rising edges

in general, one can have multiple inputs, multiple outputs (MIMO systems), and multiple states


State Machines – Moore

e.g., edge-triggered D-flip-flops




$$y_t = G(Q_t)$$

$$Q_{t+1} = F(x_t, Q_t)$$




State Machines – Mealy

e.g., edge-triggered D-flip-flops




$$y_t = G(x_t, Q_t)$$

$$Q_{t+1} = F(x_t, Q_t)$$





state-holding elements
bistable elements
latches


what are state-holding elements?
how to load them?





two stable states
 $Q=1$ and $Q=0$



state-holding elements
bistable elements
latches





two stable states - but how to load them?





state-holding elements
bistable elements
latches


the state-loading problem is solved with **SR latches**, which provide external inputs to the bistable elements.



state-holding elements
bistable elements
latches




↓ redrawn






SR-latch

NOR version




normal
operation



	S	R	Q	Q _{next}
hold	0	0	Q	Q
reset	0	1	Q	0
set	1	0	Q	1
	1	1	Q	?


X	Y	NOR
0	0	1
0	1	0
1	0	0
1	1	0



abnormal operation


not allowed, Q=0 and Q' = 0, i.e., Q' is not the inverse of Q

	S	R	Q	Q _{next}
hold	0	0	Q	Q
reset	0	1	Q	0
set	1	0	Q	1
	1	1	Q	?




R=S=1 are not allowed because if R,S are de-asserted at exactly the same time, that is, R=S=0, then, the latch will enter into a metastable, **race condition**, with the Q, Q' outputs oscillating between the values 0,0 and 1,1, as explained below.


$$00 \rightarrow 11 \rightarrow 00 \rightarrow 11 \dots$$



abnormal operation




simultaneously de-asserting R,S




R=S=1 are not allowed because if R,S are de-asserted at exactly the same time, that is, R=S=0, then, the latch will enter into a metastable, **race condition**, with the Q, Q' outputs oscillating between the values 0,0 and 1,1, as seen above.

00 → 11 → 00 → 11 ...




inactive stable state
hold Q and Q'

normal
operation




set, Q=1 state

sequence of events
a → b → c → d → e




hold, Q=1 state



Q=1 before
Q=0 next


reset, Q=0 state

normal operation



Q=0 before
Q=0 next

hold, Q=0 state




Q=0 before
Q=1 next

set, Q=1 state

Q'=1 before
Q'=0 next

sequence of events
a → b → c → d → e



Q=1 before
Q=0 next


not allowed, Q=0 and Q' = 0

Q' = 0 before
Q' = 0 next

abnormal operation

sequence of events
a → b → c → d → e

simultaneously de-asserting R,S



Q=0 before
Q=1 next
Q=0 next, etc

sequence of events
a → b → c



Q' = 0 before
Q' = 1 next
Q' = 0 next, etc

latch enters into a metastable, race condition, with the Q, Q' outputs oscillating between the values 0,0 and 1,1

00 → 11 → 00 → 11 ...

SR latch

NOR implementation



	S	R	Q	Q_{next}	Q'_{next}
hold	0	0	Q	Q	Q'
reset	0	1	Q	0	1
set	1	0	Q	1	0
not allowed	1	1	Q	0	0

characteristic table

characteristic equation

$$Q_{next} = R' S + R' Q$$

but with these as “don't cares”

$$Q_{next} = S + R' Q$$

SR latch

characteristic table

	S	R	Q	Q_{next}	Q'_{next}
hold	0	0	Q	Q	Q'
reset	0	1	Q	0	1
set	1	0	Q	1	0
not allowed	1	1	Q	0	0

characteristic equation


$$Q_{next} = R' S + R' Q$$

if treated as "don't cares"



SR \ Q	00	01	11	10
0			x	1
1	1		x	1

$$Q_{next} = S + R' Q$$

SR latch




S	R	Q	Q_{next}	Q'_{next}
0	0	Q	Q	Q'
0	1	Q	0	1
1	0	Q	1	0
1	1	Q	0	0




SR latches – NOR and NAND realizations

NOR




using De Morgan duality theorem:
 $F(X,Y,Z, \dots)' = F_{\text{dual}}(X',Y',Z', \dots)$


NAND



state-holding elements
bistable elements
latches



↓ redrawn





$\overline{S}\overline{R}$ latch
or
 $S'R'$ latch

\overline{S} \overline{R} latch

NAND implementation

active low →



not allowed

active low → set

active low → reset

hold

S'	R'	Q	Q_{next}	Q'_{next}
0	0	Q	1	1
0	1	Q	1	0
1	0	Q	0	1
1	1	Q	Q	Q'

characteristic table

characteristic equation

$$Q_{next} = S + R' Q$$

$$Q_{next} = (S' (R' Q)')'$$


$\overline{S}\overline{R}$ latch

characteristic table

	S'	R'	Q	Q _{next}	Q' _{next}
not allowed	0	0	Q	1	1
set	0	1	Q	1	0
reset	1	0	Q	0	1
hold	1	1	Q	Q	Q'

characteristic equation


$$Q_{next} = S + R'Q$$



$$Q_{next} = S + R'Q$$


same K-map as in the NOR case

SR latches - Summary




	S	R	Q	Q_{next}	Q'_{next}
hold	0	0	Q	Q	Q'
reset	0	1	Q	0	1
set	1	0	Q	1	0
xx	1	1	Q	0	0

	S'	R'	Q	Q_{next}	Q'_{next}	
	0	0	Q	1	1	xx
	0	1	Q	1	0	set
	1	0	Q	0	1	reset
	1	1	Q	Q	Q'	hold



characteristic tables – in both cases, set means $Q=1$, reset, $Q=0$

SR latch – with enable/control/clock signal – NOR version



	S	R	C	Q_{next}	Q'_{next}
hold	x	x	0	Q	Q'
hold	0	0	1	Q	Q'
reset	0	1	1	0	1
set	1	0	1	1	0
not allowed	1	1	1	0	0

characteristic table

characteristic equation


$$Q_{next} = C R' S + C' Q + R' Q$$

$$R_a = C R$$

$$S_a = C S$$

$$Q_{next} = R_a' S_a + R_a' Q$$

SR latch – with enable/control/clock signal – NAND version



	S	R	C	Q_{next}	Q'_{next}
hold	x	x	0	Q	Q'
hold	0	0	1	Q	Q'
reset	0	1	1	0	1
set	1	0	1	1	0
not allowed	1	1	1	1	1


characteristic table

characteristic equation

$$Q_{next} = CS + (C' + R')Q$$

D latch

NOR implementation



characteristic table

	D	C	Q	Q_{next}
hold Q	x	0	Q	Q
follow D	0	1	Q	0
follow D	1	1	Q	1

characteristic equation

$$Q_{next} = C D + C' Q$$

$$R_a = C D'$$

$$S_a = C D$$

$$Q_{next} = R_a' S_a + R_a' Q$$

if $C=1$,
 $Q_{next} = D$

if $C=0$,
 $Q_{next} = Q$

i.e., Q follows D while $C=1$, otherwise Q remains unchanged

D latch

$$R_a = C D'$$

$$S_a = C D$$

$$Q_{\text{next}} = R_a' S_a + R_a' Q$$

$$= (C D')' (C D) + (C D')' Q$$

$$= (C' + D) (C D) + (C' + D) Q$$


$$= C' C D + D C D + C' Q + D Q$$

$$= C D + C' Q + D Q$$

$$= C D + C' Q \quad (\text{by consensus theorem})$$

D latch

NAND implementation



characteristic table

	D	C	Q	Q_{next}
hold Q	x	0	Q	Q
follow D	0	1	Q	0
follow D	1	1	Q	1

while $C=1$, Q follows D
 while $C=0$, Q is unchanged

characteristic equation

$$Q_{next} = C D + C' Q$$

$$R_a = C D'$$

$$S_a = C D$$

$$Q_{next} = S_a + R_a' Q$$

↑
 see p.29


if $C=1$,
 $Q_{next} = D$
 if $C=0$,
 $Q_{next} = Q$

turning a D latch into a D flip-flop →

latches
vs.
flip-flops

D-latches are **level-sensitive** storage elements

D-flip-flops are **edge-triggered** storage elements



	D	C	Q_{next}
hold Q	x	0	Q
follow D	0	1	0
follow D	1	1	1

D-latch

characteristic equation
level-sensitive

$$Q_{next} = C D + C' Q$$

	D	E	Q_{next}
hold Q	x	\uparrow	Q
follow D	0	\uparrow	0
follow D	1	\uparrow	1



D-flip-flop

characteristic equation
edge-triggered

$$Q_{next} = E D + E' Q$$

D flip-flop

positive-edge-triggered
D flip-flop



characteristic table

	D_t	E_t	Q_{t+1}
hold Q	x	\uparrow	Q_t
follow D	0	\uparrow	0
follow D	1	\uparrow	1


characteristic equation

$$Q_{t+1} = E_t D_t + E_t' Q_t = \begin{cases} D_t, & \text{if } t \text{ at edge} \\ Q_t, & \text{if } t \text{ not at edge} \end{cases}$$



i.e., D flip-flop copies D to Q on the rising edge of the clock, and remembers Q at all other times

D flip-flop

edge-detector – generating an edge signal from the clock




latches
vs.
flip-flops



D flip-flop

positive-edge-triggered D flip-flop vs. D latch





[DffLs.slx file on Canvas](#)

flip-flops and clock are found in Simulink library under Simulink extras/flip flops

D flip-flop


positive-edge-triggered D flip-flop vs. D latch



rising clock edges

D flip-flop

positive-edge-triggered D flip-flop vs. D latch




clock edges

D flip-flop

$$Q_{t+1} = \begin{cases} D_t, & \text{if } t \text{ at edge} \\ Q_t, & \text{if } t \text{ not at edge} \end{cases}$$

positive clock edges



MATLAB code →

for the flip-flop,
input variations
are ignored
between clock
rising edges

for the latch,
input variations
are applied only
when clock is ON,
and QL output is
preserved while
clock is OFF

D flip-flop



```
%% DffLm.m - D flip-flop vs. D latch - on Canvas
% run DffLs.slx first to generate structure S

t = S.time;           % time
P = S.data(:,1);     % clock pulse
D = S.data(:,2);     % D input
QL = S.data(:,3);    % latch output
QF = S.data(:,4);    % flip-flop output

set(0,'DefaultAxesFontSize',14);

figure;
subplot(4,1,1); stairs(t,P,'g-','linewidth',2);
    axis(0,8,0:8); yaxis(0,1.9,0:1); ylabel('clock')
subplot(4,1,2); stairs(t,D,'b-','linewidth',2);
    axis(0,8,0:8); yaxis(0,1.9,0:1); ylabel('D'); grid
subplot(4,1,3); stairs(t,QL,'m-','linewidth',2);
    axis(0,8,0:8); yaxis(0,1.9,0:1); ylabel('QL'); grid
subplot(4,1,4); stairs(t,QF,'r-','linewidth',2);
    axis(0,8,0:8); yaxis(0,1.9,0:1); ylabel('QF'); grid
xlabel('{\itt}')
```

Emona lab 5 experiment – comparing D-latches with D-flip-flops



FSM SEQUENCES	BINARY COUNTER	SELECT	INVERTERS	SELECT	DUAL NAND	SELECT	SELECT	SWITCHES	SELECT	D FLIP FLOPS 1	SELECT
FSM 1 <input type="radio"/>	7 <input type="radio"/>							0 <input type="radio"/>			
2 <input type="radio"/>	6 <input type="radio"/>							7 <input type="radio"/>			
3 <input type="radio"/>	5 <input type="radio"/>							6 <input type="radio"/>			
4 <input checked="" type="radio"/>	4 <input type="radio"/>							5 <input type="radio"/>			
5 <input type="radio"/>	3 <input type="radio"/>							4 <input type="radio"/>			
6 <input type="radio"/>	2 <input type="radio"/>							3 <input type="radio"/>			
PN <input type="radio"/>	1 <input type="radio"/>							2 <input type="radio"/>			
CLK <input type="radio"/>	0 <input type="radio"/>							1 <input type="radio"/>			
	100kHz CLOC							0 <input type="radio"/>			

D-latch

D-latch circuit diagram showing inputs D and C, and outputs Q and Q'.

start tracing outputs at these time instants

1 users

Load Save

Capture Help

Refresh

Lite Dark

elasticity

TIMEBASE ChA 4V/div 10us/div


TRIGGER ChB 4V/div


FFT ChC 4V/div

ChD 4V/div

D flip-flop

positive-edge-triggered D flip-flop





See next page for an explanation of its operation with the help of the truth-table of an S'R' latch. It will be explored further in the DLD lab (lab5).

When $clock = 0$, the outputs of gates b & c are $P_b = P_c = 1$, which maintains the output latch (gates e & f) in its present state. In addition, $P_d = D'$ and $P_a = D$.


When the clock changes to $clock = 1$, then, the values of P_a and P_d are transmitted through gates b & c to cause $P_b = D'$ and $P_c = D$, thus, resulting in, $Q = D$ and $Q' = D'$.

After $clock$ changes to 1, any further changes in D should not affect the output latch, as long as, $clock = 1$. There are two possibilities:

(a) if $D = 0$ at the **positive edge** of the clock, then, $P_c = 0$, keeping the output $P_d = 1$, as long as, $clock = 1$, regardless of the value of the D input, and maintaining $Q = 0 = D_{edge}$.


(b) if $D = 1$ at the **positive edge** of the clock, then, $P_b = 0$, forcing the outputs, $P_a = 1$, $P_c = 1$, regardless of the D input, and maintaining the output equal to $Q = 1 = D_{edge}$.


Therefore, the flip-flop ignores changes in the D input, while $clock = 1$. Hence, the circuit behaves as a positive-edge-triggered flip-flop.



S'	R'	Q	Q _{next}	Q' _{next}
0	0	Q	1	1
0	1	Q	1	0
1	0	Q	0	1
1	1	Q	Q	Q'

Emona lab 5 experiment – verifying the six-NAND implementation





start tracing outputs at these time instants

2 users

Load Save Capture Help

Refresh

Lite Dark

elasticity

TIMEBASE 10us/div

TRIGGER Rise


FFT Single Avg

ChA 4V/div

ChB 4V/div


ChC 4V/div

ChD 4V/div



D flip-flop

positive-edge-triggered D flip-flop – with preset/clear



D flip-flop




DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

LOGIC DIAGRAM (Each Flip-Flop)



MODE SELECT — TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS	
	S _D	S _D	D	Q	Q̄
Set	L	H	X	H	L
Reset (Clear)	H	L	X	L	H
"Undetermined"	L	L	X	H	H
Load "1" (Set)	H	H	h	H	L
Load "0" (Reset)	H	H	l	L	H

* Both outputs will be HIGH while both S_D and C_D are LOW, but the output states are unpredictable if S_D and C_D go HIGH simultaneously. If the levels at the set and clear are near V_{IL} maximum then we cannot guarantee to meet the minimum level for V_{OH}.

H, h = HIGH Voltage Level


L, l = LOW Voltage Level

X = Don't Care


l, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

SN54/74LS74A

DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP LOW POWER SCHOTTKY



J SUFFIX
CERAMIC
CASE 632-08



N SUFFIX
PLASTIC
CASE 646-06




D SUFFIX
SOIC
CASE 751A-02

ORDERING INFORMATION

SN54LSXXJ Ceramic
SN74LSXXN Plastic
SN74LSXXD SOIC

LOGIC SYMBOL



V_{CC} = PIN 14
GND = PIN 7

D flip-flop ICs


54LS74

74LS74

from Motorola,
TI, Fairchild


D flip-flop

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, V_{CC}	7 V
Input voltage, V_I	7 V
Operating free-air temperature range, T_A : SN54ALS74A	-55°C to 125°C
SN74ALS74A	0°C to 70°C
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

D flip-flop ICs


54LS74

74LS74

from Motorola,
 TI, Fairchild


D flip-flop

positive-edge-triggered D flip-flop
can also be constructed by cascading two D-latches,
but driven by opposite clocks, see Wakerly, Sect. 10.2.4



(b)

D	CLK	Q	QN
0		0	1
1		1	0
x	0	last Q	last QN
x	1	last Q	last QN



when $CLK = 0$, FF_1 is open and follows its input, D


when $CLK = 1$, FF_1 is closed and its current output QM is transferred to FF_2 's output Q , and QM is prevented from changing until $CLK=0$ again,

FF_2 remains open while $CLK = 1$, but changes only at the rising edge of that interval because FF_1 is closed and not changing during the rest of the interval,

so effectively, D is transferred to Q only at the rising edges (0 to 1) of the clock period and Q maintains its state during the rest of the clock period


D flip-flop

cascading two D-latches together, and tying their control signals to opposite clocks




D flip-flop

cascaded D latches





see Wakerly, Fig.10-13 for a timing diagram

This implementation will be explored in lab5, but note however, that the former implementation that uses three SR-latches (p. 53) is slightly more efficient, since it requires six NAND gates instead of eight, and is used in commercially available D-flip-flop ICs (see p. 54-55).



start tracing outputs at these time instants





start tracing outputs at these time instants edges

2 users

Load Save Capture Help Refresh


TIMEBASE: ChA, 10us/div, 4V/div, TIME TRIG, FREQ DMM

TRIGGER: ChB, Rise/Fall, DC/AC, Normal, XY A/B, TIME TRIG, FREQ DMM

FFT: ChC, Single/Avg, DC/AC, Normal, X-C, TIME TRIG, FREQ DMM


ChD, DC/AC, Normal, A-D, TIME TRIG, FREQ DMM

Trace Data



D flip-flop

adding preset/clear inputs




preset and clear are active-low

preset' = 0, sets $Q = 1$

clear' = 0, sets $Q = 0$


preset' = 1, has no effect

clear' = 1, has no effect



D flip-flop

cascaded D latches: slight variation that uses a D latch followed by an SR latch




preset and clear are active-low

$\text{preset}' = 0$, sets $Q = 1$



$\text{clear}' = 0$, sets $Q = 0$

$\text{preset}' = 1$, has no effect

$\text{clear}' = 1$, has no effect




D flip-flop - timing parameters




t_{su} = setup time
 t_h = hold time
 t_Q = clock-to-Q delay
all typically, 1-20 ns

D flip-flops and State Machines

edge-triggered D-flip-flops




$$y_t = G(x_t, Q_t)$$
$$Q_{t+1} = F(x_t, Q_t)$$




D flip-flops and State Machines


D flip-flops are widely used for the implementation of finite-state machines. Their advantage is that the next states, Q^{next} , are the excitation inputs to the flip-flops, i.e., $D = Q^{\text{next}}$. See next page for an alternative drawing.



D flip-flops and State Machines



D flip-flops and State Machines – example with two states



other flip-flop types

SR flip-flops

T flip-flops

JK flip-flops

conversions between types

characteristic tables

characteristic equations

excitation tables

excitation equations

D to JK

JK to D

D to T

T to D

JK to T


T to JK

SR to JK

JK to SR

← explored in recitations

T flip-flop – constructed from a D flip-flop





	T	E	Q_{next}
hold	0	↑	Q
toggle	1	↑	Q'

T flip-flop characteristic equation

XOR

$$Q_{next} = D = T'Q + TQ' = T \oplus Q$$

T flip-flop – constructed from a D flip-flop



$$Q_{\text{next}} = D = T \oplus Q$$

$0 \oplus X = X$
$1 \oplus X = X'$


characteristic table

	T	E	Q_{next}
hold	0	\uparrow	Q
toggle	1	\uparrow	Q'

T flip-flop
characteristic equation

$$Q_{\text{next}} = D = T'Q + TQ' = T \oplus Q$$


T flip-flop – constructed from a D flip-flop



$$Q_{\text{next}} = D = T \oplus Q$$


$$0 \oplus X = X$$

$$1 \oplus X = X'$$




T flip-flop – constructed from a D flip-flop

Wakerly version



T flip-flop



characteristic table

	T	Q_{next}
hold	0	Q
toggle	1	Q'

excitation table

Q	Q_{next}	T
0	0	0
0	1	1
1	0	1
1	1	0

characteristic equation

$$Q_{next} = T' Q + T Q' = T \oplus Q$$


excitation equation

$$T = Q_{next} \oplus Q$$

excitation tables are useful because we usually know Q and what Q_{next} should be, and we need to determine the proper inputs to the flip-flops

T flip-flop

converting a T flip-flop to a D flip-flop




$$T = D \oplus Q$$

$$Q_{\text{next}} = T \oplus Q = (D \oplus Q) \oplus Q = D$$


JK flip-flop

positive-edge-triggered JK flip-flop,
acts like an SR flip-flop, but toggling when S=R=1



JK flip-flop
characteristic equation

$$Q_{\text{next}} = D = J Q' + K' Q$$



JK flip-flop


clock edge signal



	J	K	E	Q_{next}
hold	x	x	↑	Q
hold	0	0	↑	Q
reset	0	1	↑	0
set	1	0	↑	1
toggle	1	1	↑	Q'

JK flip-flop
characteristic equation


$$Q_{next} = J Q' + K' Q$$



JK flip-flop



clock



characteristic table

J	K	Q_{next}
0	0	Q
0	1	0
1	0	1
1	1	Q'


excitation table

Q	Q_{next}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

characteristic equation

$$Q_{\text{next}} = J Q' + K' Q$$

JK flip-flop



characteristic table

J	K	Q_{next}
0	0	Q
0	1	0
1	0	1
1	1	Q'

characteristic table

J	K	Q	Q_{next}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

excitation table


Q	Q_{next}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

characteristic equation

$$Q_{next} = J Q' + K' Q$$

JK flip-flop

converting a JK flip-flop to a T flip-flop




$$J = K = T$$

$$Q_{\text{next}} = J Q' + K' Q$$

$$Q_{\text{next}} = T Q' + T' Q = T \oplus Q$$

JK flip-flop

converting a JK flip-flop to a D flip-flop



$$J = D$$

$$K = D'$$

$$Q_{\text{next}} = J Q' + K' Q = D Q' + D Q = D$$

$$Q_{\text{next}} = D$$

excitation table

Q	Q _{next}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0



flip-flop conversions - summary & web links

$$\text{D to JK: } D = JQ' + K'Q$$

$$\text{JK to D: } J = D, K = D'$$

$$\text{D to T: } D = T \oplus Q$$

$$\text{T to D: } T = D \oplus Q$$

$$\text{JK to T: } J = K = T$$

$$\text{T to JK: } T = JQ' + KQ$$

$$\text{SR to JK: } S = JQ', R = KQ$$

$$\text{JK to SR: } J = S, K = R$$

[flip-flop conversions - part 1](#)

[flip-flop conversions - part 2](#)

[flip-flop conversions - part 3](#)

[flip-flop conversions - part 4](#)

↑
to be explored further in recitations

excitation tables

excitation tables are useful because we usually know what Q and Q_{next} should be, and wish to determine the proper inputs to the flip-flops

D flip-flop

Q	Q_{next}	D
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{next} = D$$



characteristic equations



$$Q_{next} = S + R'Q$$

T flip-flop

Q	Q_{next}	T
0	0	0
0	1	1
1	0	1
1	1	0

$$Q_{next} = T \oplus Q$$



characteristic equations



$$Q_{next} = JQ' + K'Q$$

SR flip-flop

Q	Q_{next}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

JK flip-flop

Q	Q_{next}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

flip-flops - summary

Reference: A .F. Kana, DLD lectures (on Canvas)

TYPE	FLIP-FLOP SYMBOL	CHARACTERISTIC TABLE	CHARACTERISTIC EQUATION	EXCITATION TABLE																																			
SR		<table border="1"> <thead> <tr> <th>S</th> <th>R</th> <th>Q(next)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>?</td> </tr> </tbody> </table>	S	R	Q(next)	0	0	Q	0	1	0	1	0	1	1	1	?	$Q(\text{next}) = S + R'Q$ $SR = 0$	<table border="1"> <thead> <tr> <th>Q</th> <th>Q(next)</th> <th>S</th> <th>R</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>X</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>0</td> </tr> </tbody> </table>	Q	Q(next)	S	R	0	0	0	X	0	1	1	0	1	0	0	1	1	1	X	0
S	R	Q(next)																																					
0	0	Q																																					
0	1	0																																					
1	0	1																																					
1	1	?																																					
Q	Q(next)	S	R																																				
0	0	0	X																																				
0	1	1	0																																				
1	0	0	1																																				
1	1	X	0																																				
JK		<table border="1"> <thead> <tr> <th>J</th> <th>K</th> <th>Q(next)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Q</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>Q'</td> </tr> </tbody> </table>	J	K	Q(next)	0	0	Q	0	1	0	1	0	1	1	1	Q'	$Q(\text{next}) = JQ' + K'Q$	<table border="1"> <thead> <tr> <th>Q</th> <th>Q(next)</th> <th>J</th> <th>K</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>X</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>X</td> </tr> <tr> <td>1</td> <td>0</td> <td>X</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>0</td> </tr> </tbody> </table>	Q	Q(next)	J	K	0	0	0	X	0	1	1	X	1	0	X	1	1	1	X	0
J	K	Q(next)																																					
0	0	Q																																					
0	1	0																																					
1	0	1																																					
1	1	Q'																																					
Q	Q(next)	J	K																																				
0	0	0	X																																				
0	1	1	X																																				
1	0	X	1																																				
1	1	X	0																																				
D		<table border="1"> <thead> <tr> <th>D</th> <th>Q(next)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table>	D	Q(next)	0	0	1	1	$Q(\text{next}) = D$	<table border="1"> <thead> <tr> <th>Q</th> <th>Q(next)</th> <th>D</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>	Q	Q(next)	D	0	0	0	0	1	1	1	0	0	1	1	1														
D	Q(next)																																						
0	0																																						
1	1																																						
Q	Q(next)	D																																					
0	0	0																																					
0	1	1																																					
1	0	0																																					
1	1	1																																					
T		<table border="1"> <thead> <tr> <th>T</th> <th>Q(next)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Q</td> </tr> <tr> <td>1</td> <td>Q'</td> </tr> </tbody> </table>	T	Q(next)	0	Q	1	Q'	$Q(\text{next}) = TQ' + T'Q$	<table border="1"> <thead> <tr> <th>Q</th> <th>Q(next)</th> <th>T</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Q	Q(next)	T	0	0	0	0	1	1	1	0	1	1	1	0														
T	Q(next)																																						
0	Q																																						
1	Q'																																						
Q	Q(next)	T																																					
0	0	0																																					
0	1	1																																					
1	0	1																																					
1	1	0																																					